当前位置：首页 > 技术资讯
Quicklogic ArcticLink可编程连接平台设计方案
发布时间:2018-07-22 阅读：次 [打印文章] [关闭窗口]ArcticLink可编程连接解决方案平台采用0.18um六层金属CMOS工艺制造,内核电压为1.8V,I/O电压可设定为1.8V,2.5V和3.3V. ArcticLink的逻辑单元为640个,集成了高速USB 2.0 OTG控制器, SD/SDIO/MMC/CE-ATA主控制器, ASSP/FPGA接口,以及灵活的可编程架构,可编程I/O,非常低功耗模式和安全链接.本文介绍了ArcticLink主要特性, 解决方案平台方框图, 连接解决方案方框图,以及各种USBOTG连接框图，在汽车内装蓝牙免提，智能手机，PND/PMP和ePOS的应用框图．
The QuickLogic ArcticLink Solution Platform is fabricated on a 0.18 μm, six layer metal CMOS process. The core voltage is 1.8 V. The I/O voltage input to一体成型电感lerance and output drive can be set as 1.8 V, 2.5 V, and 3.3 V.
ArcticLink 器件亮点:
Hi-Speed USB 2.0 OTG Controller
• Single port OTG with embedded high-speed PHY
• Optional 12-signal ULPI interface
• Full-speed CEA-936-A mini-USB analog carkit interface
• Dedicated DMA controller
• High-speed up to 480 Mbits/sec.
SD/SDIO/M贴片电感MC/CE-ATA Host Controller
• SD/SDIO 1-bit or 4-bit up to 52 MHz with Secure Digital High Capacity (SDHC) support
• CE-ATA 1-bit, 4-bit or 8-bit up to 52 MHz
• MMC差模电感器 1-bit, 4-bit or 8-bit up to 52 MHz
• High-speed and flexible to support multiple storage options and SDIO peripherals
ASSP/FPGA Interface
• 8 Kbytes scratchpad memory
• Flexible Host interface for USB and SD/SDIO/MMC/CE-ATA po工字电感器rts
• DMA and power management functions
• Direct memory aperture for peripheral subsystems
Flexible Programmable Fabric
• 0.18 μm, six layer metal CMOS process
• 1.8 V core voltage, 1.8/2.5/3.3 V drive capable I/Os
• 36 Kbits of SRAM – seven dual-port 4-Kbit high performance SRAM blocks
• Embedded synchronous/asynchronous FIFO controllers
• One user configurable clock manager (CCM) (110-ball WLCSP and 196-ball TFBGA packages only)
• Up to 120 programmable I/Os available
• 100,000 system gates
• Nonvolatile, instant-on
• IEEE 1149.1 boundary scan testing compliant
Programmable I/O
• Bank programmable drive strength
• Bank programmable slew rate control
• Independent I/O banks capable of supporting multiple I/O standards in one device
• Native support for DDRIOs (196-ball package only)
• Bank programmable I/O standards: LVTTL, LVCMOS, and LVCMOS18
• Can be used for level shifter and I/O voltage translator
Very Low Power (VLP) Mode
• The QuickLogic ArcticLink Solution Platform has a special VLP pin which can enable a low power sleep mode that significantly reduces the overall power consumption of the device by placing the device in standby.
功率电感226; Enter/exit VLP mode from/to normal operation in less than 250 μs (typical)
Security Links
There are several security links to disable JTAG access to the device. Programming these optional links completely disables access to the device from the outside world and provides an extra level of design security not possible in SRAM-based FPGAs.
JTAG
QuickLogic ArcticLink Solution Platform supports IEEE 1149.1 boundary scan or post-manufacturing testability. External access to this feature can be completely disabled.
ArcticLink QL1A100主要特性列表:
图1.ArcticLink 解决方案平台方框图
图2.ArcticLink 连接解决方案方框图
图3.QL1A100和USB 1.1与OTG的连接框图
图4.QL1A100和ULPI HS PHY/USB 1.1串行收发器的连接框图
图5.QL1A100和Philips PDIUSBP11A 与ULPI 3引脚收发器的连接框图[稳压电源]2596问题用LM2596-ADJ搭了个输出9V的电路，工作一切正常。
突然有一天，自己调试的时候不小心在9V那里短路了下，就一下，然后9V输出的电源指示灯（9V输出加了个LED指示）一直闪烁了，输出只有3点DC-DC 电源电路设计考虑2 魏华平，朱玉龙 汽车电子设计
这是设计注意的第二部分，里面很大的一部分是细节的总结。正规一些的做法，是将这些内容整理成Lesson Learn的格式，对于某些叙述性的，可以作基于Flyboost模块的新型单级功率因数校正变换器摘要：提出了一种新型的功率因数校正模块（flyboost模块），它具有两种工作状态（反激变换器状态和Boost电感状态）。基于这种PFC模块，得到了一种新型的单级PFC变换器，实验证明这种变换器不仅可
